

Heavy Flavor Jet Physics and Topical Group Status


Michael P. McCumber


Heavy Flavor Jet Workshop Brookhaven National Lab May 16 2016


·>


 10^{3}

B-jet Physics: Energy Loss











Semi-leptonic decay requirements: Electron identification at large p_T Narrow primary electron DCA distribution

- (1) Semi-leptonic decay
- (2) Multiple Large DCA tracks
- (3) Secondary Vertex Mass







Semi-leptonic decay requirements: Electron identification at large p_T Narrow primary electron DCA distribution

Downsides: Large reduction (x20) in B-jets if only the semi-leptonic decay channel is used. Hadron rejection needed could be ~1000:1

Unclear if this is a viable route to b-jets

- (1) Semi-leptonic decay
- (2) Multiple Large DCA tracks
- (3) Secondary Vertex Mass







Track Counting requirements:

Large single particle reconstruction efficiency, $\sim \varepsilon^N$


Narrow primary hadron DCA distribution (<70um)

- (1) Semi-leptonic decay
- (2) Multiple Large DCA tracks
- (3) Secondary Vertex Mass





CMS b-jet Performance



SSVHE-tagged

Centrality 0-100%

140

Jet p₊ (GeV/c)

160

180

200

≈45% Efficiency and ≈35% Purity in the CMS b-jet spectrum in Pb+Pb

200

SSVHE-tagged

100

80 0

Centrality 0-100%

140


Jet p₊ (GeV/c)

160


180

comparable to that achievable with 2- or 3-track TrackCounting cuts

CMS b-jet Performance



NB: under the assumption of 100% single particle efficiency!!!




Secondary Vertex requirements:


Large single particle reconstruction efficiency, $\sim \varepsilon^2$

Individual track position resolution

- (1) Semi-leptonic decay
- (2) Multiple Large DCA tracks
- (3) Secondary Vertex Mass



Partial Factorization: Tracking Goals



Inner tracking:

- (1) precision track position(DCA, 2nd vertexing)
- (2) high resolution collision vertexing
- (3) pattern recognition ambiguity breaking

Outer tracking:

- (1) momentum resolution optimization
- (2) pattern recognition ambiguity breaking


Tracking Tech Down-Select


We have four technology options...

- Inner Vertex Detector ($\sigma_{DCA} < 100 \ \mu m$)
 - Reuse existing PHENIX VTX pixel detector.
 - MAPS Technology (e.g. ALICE ITR Upgrade)

Reuse PHENIX VTX Components

- Momentum Resolution Limited by Multiple Scattering.
- Significant Dead Area (non-working & gaps)





ALICE ITS upgrade detector

NOTE: Existing PHENIX pixel detector currently achieves 70 μ m DCA resolution. MAPS technology would only improve this due to smaller pixels and less material.

- Outer Tracker $(\sigma_m < 100 \frac{MeV}{c^2} @ 9 \frac{GeV}{c^2})$
 - Silicon Strip Detector
 - Non-gated TPC (Hybrid means TPC+reuse)


New PHENIX-like Components

- · Straightforward technology.
- Fast (no event pileup).
- Multiple-Scat limited.
- Little PID capability



Compact TPC (ala ALICE?)


- Higher momentum resolution
- Smaller Bremsstrahlung tails.
- Leverage ALICE R&D
- PID via dE/dx & neutral V's.



Comparison requires detailed simulation.

Mechanic

Inner Tracking with MAPS sensors



Inner Silicon Concept:


Thin, fine pitch (<30 um), large efficiency (99.9...%) Optimizations for material thickness, ~0.3%/layer Integration time: ~2-4 us

Goal:


Precision tracking & vertexing for b-jet identification and other tracking duties


Opportunity:

Reuse thin inner tracking layers during the EIC era



Tracking Option: Pixels





Pixel Layer 2, 72.5% Active

| Station | Layer | radius (cm) | pitch (µm) | sensor length (cm) | depth (µm) | total thickness $X_0\%$ | area (m²) |
|----------------|--------|----------------|---------------|--------------------------|---------------|-------------------------|--------------|
| Pixel Pixel | 1 2 | 2.4 4.4 | 50 50 | 0.425 0.425 | 200 200 | 1.3 1.3 | 0.034 0.059 |
| S0a | 3 | 7.5 | 58 | 9.6 | 240 | 1.0 | 0.18 |


Heavy Flavor Topical Group

Two Three tasks for our group ...

- (1) **Short-term:** Calculate on the physics performance of various (defined) configurations for the ALD Charge
- (2) **Longer-term:** Prepare for full-fledged detector simulations
- (3) Immediate-term: restore our simplified detector simulation capabilities


Short Term Effort

- (1) **Short-term:** Calculate on the physics performance of various (defined) configurations for the ALD Charge
- (i) calculate basic tracking performance
- (ii) parameterize resolution & efficiency
- (iii) compute b-jet efficiency and purity (or rejection)




Short Term Effort

- (1) **Short-term:** Calculate on the physics performance of various (defined) configurations for the ALD Charge
- (i) calculate basic tracking performance
- (ii) parameterize resolution & efficiency
- (iii) compute b-jet efficiency and purity (or rejection)




Longer Term Effort

- (2) Longer-term: Prepare for full-fledged detector simulations
- (i) realistic stave/ladder geometries



- (ii) generic kalman tool
 - (a) fits with realistic geos (handle MS in cooling lines)
 - (b) split track merger (handle shingling)
 - (c) primary track fits (aka use the vertex)



- (iii) multiple vertexing with RAVE tool
 - (a) secondary vertex b-jet identification
 - (b) multiple collisions vertexing

(3) Immediate-term: restore our simplified detector simulation capabilities


What I've tried:

+ I assumed problem was in HelixHough or g4simulations or the macros

So I rewound these modules all the way back to mid-April, to get back to the April code base I had to "undo" Chris's linking of the GEANT4 & CLHEP libraries

Problem remained all the way back as far as I could go.

So I tried rebuilding my last branch submit and the problem was in it too... so I know my attempt at replication was missing the actual problem Bad resolution, 7 layers of MAPS, new build



(3) Immediate-term: restore our simplified detector simulation capabilities


So I started with my tutorial VM from 4/7.

The code there worked fine. So I fast forward the tracking to the latest submits (minus one commit for the new G4 version).

The problem never reappeared.

So not the tracking software directly...

Good resolution, 7 layers of MAPS, tutorial VM



(3) Immediate-term: restore our simplified detector simulation capabilities


By now I was starting to doubt my working assumption... the problem is likely not under test

Asked CP to post a play build with the old G4 (still has new CLHEP FYI)

Recompiled against this build, and still have the problem.

Not directly the change in G4 versions

Bad resolution, 7 layers of MAPS, play build with old G4



(3) Immediate-term: restore our simplified detector simulation capabilities

Some ideas:

Is there a mix of CLHEP libraries in use causing problems?


Can there be changes outside the tested modules? (I tried the latest fun4all build).

Can we try building a new play build against the old software base? (all old code)


Shall I post the tutorial build and cshrc setup script to allow people at RCF to use a working build while we get this sorted??

I can now make momentum tests in ~5 mins (<2 hours)

Bad resolution, 7 layers of MAPS, play build with old G4



Summary




Welcome new comers! We will have a simulation tutorial session this afternoon after the task reports!

Welcome experts! Jin and I thank you for your attendance for these workshop days.

BACKUP SLIDES

ALICE ITS Upgrade



7-layer barrel geometry based on CMOS Sensors

r coverage: 23 – 400 mm

η coverage: |η| ≤ 1.22

for tracks from 90% most luminous region

3 Inner Barrel layers (IB)

4 Outer Barrel layers (OB)

Material /layer : $0.3\% X_0$ (IB), $1\% X_0$ (OB)

Aside: Other Potential Pixel Reuse Pitfalls

Material thickness (1.3% per layer):

More clear now that with the strip outer layers the material in the inner layers isn't a driver on the Upsilon separation, we should repeat that with the TPC option Long term evolution will still replace the pixels

One-dimensional optimization in pitch (50um x 425um):

VTX pixels were designed around a DCA-based analysis

Two track intersection probabilities needed for 2nd vertex reconstruction need to be understood Can the VTX pixels perform the 2nd vertex reconstruction at all?

DAQ Rate:

VTX pixel test saw 14 kHz at 60% live time, somewhat under our 15 kHz ~90% live time readout spec New hardware could design in the full readout bandwidth Not sure where the next bottleneck would be, more than a small gain?

Limited TPC integration flexibility:


A finite surface area of VTX pixels is available, we can cover 2.5 cm and 3.6 cm, **no spares** TPC based tracking starts no closer than 30 cm

3.6 cm to 30 cm is a long jump to make


We may need a tracking layer between 4.4 and 30 cm to break ambiguities in the tracking

ITS Motivation

Impact parameter resolution




Tracking efficiency (ITS standalone)



 $^{\sim}40 \ \mu m \ at \ p_{T} = 500 \ MeV/c$

ALPIDE pixel technology

CMOS Pixel Sensor using TowerJazz 0.18µm CMOS Imaging Process




Tower Jazz 0.18 µm CMOS

- feature size 180 nm
- metal layers 6
- gate oxide 3nm

substrate: $N_A \sim 10^{18}$ epitaxial layer: $N_A \sim 10^{13}$ deep p-well: $N_A \sim 10^{16}$

- \blacktriangleright High-resistivity (> 1k Ω cm) p-type epitaxial layer (18μm to 30μm) on p-type substrate
- \triangleright Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance
- ► Application of (moderate) reverse bias voltage to substrate (contact from the top) can be used to increase depletion zone around NWELL collection diode
- ▶ Deep PWELL shields NWELL of PMOS transistors to allow for full CMOS circuitry within active area

ALPIDE Operation




Front-end acts as delay line

ultra low-power front-end circuit 40nW / pixel

- Sensor and front-end continuously active
- Upon particle hit front-end forms a pulse with ~1-2μs peaking time
- Threshold is applied to form binary pulse
- Hit is latched into a (3-bit) memory if strobe is applied during binary pulse

ALPIDE Readout



Architecture

- ► In-pixel amplification
- In-pixel discrimination
- ► In-pixel (multi-) hit buffer
- ► In-matrix sparsification

Key Features

- 28 μm x 28 mm pixel pitch
- Continuously active, ultra-low power front-end (40nW/pixel)
- No clock propagation to the matrix → ultra-low power matrix readout (2mW whole chip)
- Global shutter (<10μs): triggered acquisition or continuous


CERN Test Beam


Test Beam Set-up

- ▶ 6 GeV/c π^- beam at CERN PS
- ► 6 reference planes based on pALPIDE-1
- Single pALPIDE-2 as Device Under Test (DUT) in the center
- Track resolution of about 2.8μm (<< 28μm)</p>

Analysis Method

- Extrapolate track from referecne planes trough DUT
- ▶ Search for clusters next to extrapolated impinging point → detection efficiency
- Obtain cluster size
- Compare extrapolated and actual position
 position resolution






ALICE Test Beam Data

Efficiency and fake hit rate

epi=30 μ m, V_{BB}=-6V, spacing=4 μ m




Even larger operation margin for 30μm epi layer and 4μm spacing

• Results refer to chips with 30 μ m high-res epi layer, thinned to 50 μ m: 1 non irradiated and 1 irradiated with 10¹³ 1MeV n_{eq} / cm²

ALICE Test Beam Data #2

Spatial Resolution and Cluster Size


epi=30 μ m, V_{BB}=-6V, spacing=4 μ m




 $\sigma_{det} \approx 5 \ \mu m$ is achieved before and after irradiation

• Results refer to chips with 30 μ m high-res epi layer, thinned to 50 μ m 1 non irradiated and 1 irradiated with 1.7x10¹³ 1MeV n_{eq} / cm²


Inner Barrel Staves



ALICE Inner Barrel Support & Services



Detector Prototyping



Detector Prototyping

Readout Unit Prototype Version 0a ("RUv0a")




GBT FMC Mezzanine ("GBTxFMC")
Readout Unit Daughter Board




First Functional Prototype of Readout Electronics is available

- All interfaces are working
- Firmware development has started



Readout Scheme




LANL LDRD Deliverables

Our primary experimental goal for the LDRD process is a small-coverage 3-layer prototype tracker with MAPS-based sensor arrays.


Purpose: garner experience with MAPS, finalize the technical design and readout electronics for sPHENIX.

Prepare fully for final construction activities.


prototyping under LDRD:








final tracker support after LDRD:




this is a proven successful strategy

Our proposal was well received and we were invited to expand the scope and resubmit. We were also highly ranked in this years annual LDRD priorities.

Macroscopic Picture of the Quark Gluon Plasma



Microscopic Picture of the Quark Gluon Plasma ??



Interconnection of pixel chip to flex PCB


A Large Ion Collider Experiment



Solder Pads

In order to solder the chip on the flexible printed circuit (FPC), the chip Al pads need to be covered with Ni-Au (wet-able surface)

Plating is done on wafers level using electroless Ni-Au plating, prior to thinning and dicing




(custom designed)

Inner Barrel Stave





Dimensional accuracy



New master jig (ready) will improve stave accuracy

Space frame production


status

Available: n. 20 spaceframe

Ongoing

pre-production continues to prepare for final series production





New master jig produced and shipped from the Company, metrological verification ongoing

Layout and curing process optimization: planarity achieved ± 0,028÷0,040 mm

MAPS Geometry

from the pCDR:

| Layer | radius (cm) | pitch (µm) | sensor length (µm) | depth (µm) | total thickness $X_0\%$ | length (cm) | area (m²) |
|-------|----------------|---------------|--------------------------|---------------|-------------------------|----------------|--------------------|
| 1 | 2.4 | 28 | 28 | 50 | 0.3 | 27 | 0.041 |
| 2 | ${\sim}4$ | 28 | 28 | 50 | 0.3 | 27 | $\sim \! 0.068$ |
| 3 | \sim 6-15 | 28 | 28 | 50 | 0.3 | \sim 27-39 | \sim 0.102-0.368 |

3 layers will probably be needed to define the track position and curvature for a 2nd vertex reconstruction, can be done within the material cost of 1 VTX pixel layer

Similar inner layer positioning, just outside our beam pipe


Outer staves could sit as far as 6 cm from the beam pipe before a longer than 27 cm ladder arrangement is needed—as dictated by vertex eta coverage.

Optimizations between track position requirements and pattern recognition could force the outer layer out farther, depends on outer tracker design

We started with the more compact (2.4,4,6) version...

Making the MAPS a Reality

- Had good discussions with Luciano Musa and Yongil Kwon in Korea during K/J sPHENIX workshop
 - CERN will provide a few chips with readout cards "immediately" for sPHENIX/LANLR&D
 - For the final sPHENIX project, share the R&D cost with ALICE (~\$2.5M) accordingly to the size of detectors (~\$250K?)
- Plan to visit Berkeley(or CERN) to learn about the operation, and get help from them to start R&D at LANL
- Possible collaboration with Korea institutes to provide MAPS chips for sPHENIX inner pixel detectors
 - Korea funds:
 - MAPS chips
 - Production test, assembly etc.
 - A few \$100K possible (new proposal)
 - LANL/US provide ROC/FEM
 - LANL LDRD/DR?
 - ~\$1M ? (take advantage of ALICE ROC design etc., minimal R&D)



sPHENIX inner pixel detectors:

R = 2.5/4.0/6.0 cm

Z = +/-50cm

Area = 2*pi*R*Z


 $= 7,850 \text{ cm}^2 = 0.8 \text{ m}^2$

Chip = $15mm \times 30mm = 4.5 cm^2$


7850/4.5 = 1750 chips


Wafer = 48 chips/\$2K -> \$73K

pCDR Performance Plots



Example of Threshold and Noise Distributions HLICE





- All sectors behave qualitatively similarly
- Noise is about the same value as threshold RMS
- ► Threshold about 10 x higher than noise
- ► Threshold 7 x smaller than most-probable energy loss signal of a MIP in 18μm of silicon

Missing Detector Requirements

What does our Proposal and pCDR say about b-jet id:

Heavy quark jets The key to the physics is tagging identified jets containing a displaced secondary vertex

- precision DCA (< 100 microns) for electron $p_T > 4 \text{ GeV}/c$
- electron identification for high $p_T > 4 \text{ GeV}/c$


The current spec doesn't define a purity/efficiency requirement and focuses only on the semi-leptonic channel for some bizarre reason.

We will need to add either:

- (1) charged particle tracking efficiencies(3-track counting: ~95% will be needed)
- (2) track position resolutions / better IP resolutions(2nd vertex CMS IP resolutions ~15-30 um)(multi-DCA needs ~70 um)

Or more generally, we should define a spec for:


(A) B-jet identification purity (contamination)
 and efficiency requirement
 (We argued in April that:
 ~45% efficiency and ~35% purity in Au+Au
 would be comparable to CMS)



It is a big (unavoidable) job to connect these different methods and the physics to detector requirements but we can use CMS-inspired numbers in the interim

sPHENIX Proposal: nucl-ex/1501.06197

Jets and Upsilons at RHIC in 2021 & 2022



Physics: study of QGP structure over a range of length scales and temperatures with hard-scattered probes inc. bottom quark jets


"[sPHENIX] presented a
compelling physics program."
~ sPHENIX DOE Science
Review Committee



sPHENIX highlighted in Hot QCD Long Range Plan

Inaugural Collaboration Meeting
Rutgers Dec 10-12th, ~60 institutions

Impact of a LANL Contribution




High Precision High Efficiency Charged Particle Tracker Needed by sPHENIX for Bottom Jet Identification

P-25 expertise on silicon tracking ideally suited for this role and sPHENIX project management craves LANL leadership

Inner Silicon Concept with Monolithic Active Pixel Sensors:

Very fine pitch (<30x30 um), large efficiency (>99%) Optimizations for material thickness, ~0.3%/layer



T-2 expertise on heavy quark and jet calculations is needed to support this effort